AM3352: EDMA TCC error

Ilya Kogan77

Part Number: AM3352

Hello,

I have a DMA channel configured for infinite circular xdma event processing (it is linked to another parameter set that is linked to itself). The channel is setup for a 3D AB-synchronized transfers. Xdma is driven by a pulse generator running at 90kHz.

After thousands of transfers I get a TCC error for the channel (appears to be random). Don't see anything out of the ordinary in the parameter ram. Is there a way to find out what condition causes the error?

Thanks!

over 6 years ago

0 Ilya Kogan77 over 6 years ago

Intellectual 355 points

I don't think I stated all facts, and conditions correctly. The channel error bit is set in the Event Missed Register (EMR).

According to the TRM the bit is set

if a second event is received prior to the first event getting cleared/serviced.

The error can be cleared, but how does this affect the peripheral that triggered the event?

Can this error be ignored?

0 Biser Gatchev-XID over 6 years ago in reply to Ilya Kogan77

TI__Guru**** 393215 points

Please post what software you are using, and which version.

0 Ilya Kogan77 over 6 years ago in reply to Biser Gatchev-XID

Intellectual 355 points

This is ucos-ii RTOS based firmware. EDMA events are generated by a pulse generator connected to one of the xdma pins in more 6. The question is about details and appropriate handling of the described TC errors, I don't think software version is relevant here.

Thank you,

Ilya

0 Ilya Kogan77 over 6 years ago in reply to Ilya Kogan77

Intellectual 355 points

I meant more 6.

0 Ilya Kogan77 over 6 years ago in reply to Ilya Kogan77

Intellectual 355 points

Mode 6 that is :-)

Processors

Processors forum

AM3352: EDMA TCC error