This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Compiler/TDA4VM: VOUT1 output format YUV422 with TDM Mode

Part Number: TDA4VM

Tool/software: TI C/C++ Compiler

Hi TI members:

Because our project target is set DPI1 to output YUV422  format and have 12 data pins to Serializer MAX96715,

In this premise, I find this document http://www.ti.com/lit/an/spracg3/spracg3.pdf form other ticket,

But I still have a few questions:

1. Is spracg3.pdf way still available on TDA4 platform? 

2. How to set DPI1 as "2.1 Emded Sync Output" ,  

Because there are two output way "Emded Sync output" & "Discrete Sync output",   

Is DSS0_VP_CONFIG register 24bit & 20 bit enough to achieve our goal ?? 

  

  

3. Is there related patch on TDA4 platfom about set panel-timing to BT601 uyvy 30fps & TDM Mode ? 

like the patch download form spracg3.pdf's link "www.ti.com/.../spracg3"

  • Hi TI members:

    After our Serializer vendor told us their component can;t receive data on BT.565 protocal.

    So my origin question 2 need to change

    2. How to set DPI1 as "2.1 Emded Sync Output" ,  ==> 2. How to set DPI1 as "3 Discrete Sync YUV422 Output Concept"

    I just start to study this part.

    So please help to check question 1 & question 3 first!!!

    BR

    Sentinen Chen

  • Hi TI members:

    Does anyone can help to double check my origin questions??

    1. Is spracg3.pdf way still available on TDA4 platform? 

    2. Is there related patch on TDA4 platfom about set panel-timing to BT601 uyvy 30fps & TDM Mode ? 

    And I have some new questions

    3. Does TDA4 DP' with YUV422 & BT601 can support to  resolution 1280*720*30fps??

    BR

    Sentinen Chen

  • Hi Chen,

    Please find answers to your questions below,

    >>>> 1. Is spracg3.pdf way still available on TDA4 platform? 

    Well, you could use this method, but there are also other options available on TDA4x for BT601 output format.


    >>>> 2. Is there related patch on TDA4 platfom about set panel-timing to BT601 uyvy 30fps & TDM Mode ? 

    Dont have the patch, but SW/driver supports it. we need to call them appropriately from the application.

     

    >>>> 3. Does TDA4 DP' with YUV422 & BT601 can support to  resolution 1280*720*30fps??

    You mean eDP? Yes, eDP can support this resolution as long as receiver can receive and display this resolution..

    Rgds,

    Brijesh

  • Hi Brijesh

    >>>  Well, you could use this method, but there are also other options available on TDA4x for BT601 output format.

    Thanks, does the "other options" mean "12.6.2.1.4 VSYNC/HSYNC/DE Signal Export to SoC Boundary" in  DRA829/TDA4VM/AM752x Technical Reference Manual (Rev. A):

    12.6.2.1 DISPC Environment

     12.6.2.1.4 VSYNC/HSYNC/DE Signal Export to SoC Boundary

    >>> Dont have the patch, but SW/driver supports it. we need to call them appropriately from the application.

    Thanks, is there any application sample code about this function can let us reference? 

    >>> You mean eDP? Yes, eDP can support this resolution as long as receiver can receive and display this resolution..

    sorry,  the interface is DPI1 with YUV422 & BT601, not eDP.

    BR

    Sentinen Chen

  • hi Chen,

    Essentially, you could use two VPs, one configured for embedded sync output format and other for discrete sync output format.  There is way in DSS to run both the VPs in sync mode. Then you could use DATA from VP configured in embedded sync output format and sync signals from the other VPs.

    Please note that this is supported only for few VP combos. You could refer to TRM for more details. 

    Rgds,

    Brijesh

  • Hi Brijesh:

    >>> Then you could use DATA from VP configured in embedded sync output format and sync signals from the other VPs

    Thanks your reply.

    And one more questions,

    As you say, "use DATA from VP configured in embedded sync output format and sync signals from the other VPs",

    so this mean the final data output format should already include internal sync signal like below picture, right??

    I just worry about our cumstomer display can't recongize the frame data with internal sync signal.

    Are the two things of "YUV422 with BT.656" and " embedded sync output format" Inseparable?

    BR

    Sentinen Chen

  • Hi Chen,

    Yes, Data will have embedded sync codes..  That's inseparable. 

    What is the requirement for customer display? 

    Rgds,

    Brijesh

  • Hi Brijesh:

    >>> What is the requirement for customer display? 

    Right now, we only get below information form customer

    Resolution format: 1280*720*30fps, Protocol: BT.601

    and output flow as below

    TDA4 <-- DPI1 interface --> MAX97615 Serializer <-- GMSL --> Customer's IHU display (with Deserializer MAX9288)

    BR

    Sentinen Chen

  • Hi Chen,

    This will work with the method that i suggested..

    Rgds,

    Brijesh

  • Hi Brijesh:

    Thanks your comfirm. 

    BTW, is there any related demo sample code can let us study? 

    BR

    Sentinen Chen

  • Hi Chen,

    No example is yet available, will help you to get it working..

    rgds,

    Brijesh

  • Hi Brijesh:

    Thanks a lot!!!

    Our project is just in schemtic design stage. 

    When we start to bring-up this future. 

    I will open new thread to ask help. 

    BR

    Sentinen Chen