• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 307 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/TDA3XEVM: How to use Multiple masters sharing MSMC RAM

user5957510
Intellectual 260 points
Part Number: TDA3XEVM

Tool/software: Code Composer Studio

Based on TDA3, we are now doing the optimization of C66. Now we find L2 is not enough and we want to use the Shared memory in MSMC to hold our data. What instructions should use

MSMC to assign, how to use, there is no similar code can refer to, thank you!

  • 0
    TI__Genius 10355 points

    Hi,

    You can add a section in the linker.cmd file pointing to MSMC_SRAM address and have a .bss section pipe to that.
    Please refer to vision_apps/apps/basic_demos/app_tirtos/common/app_init.c

    linker.cmd
    /* MSMC for C7x_1 [ size 7.78 MB ] */
    MSMC_C7x_1 ( RWIX ) : ORIGIN = 0x70020000 , LENGTH = 0x007C8000
    ...
    .bss:l3mem (NOLOAD)(NOINIT) : {} > MSMC_C7x_1
    app_init.c
    uint8_t g_l3_mem[L3_MEM_SIZE]
    __attribute__ ((section(".bss:l3mem")))
    __attribute__ ((aligned(4096)))
    ;