• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 170 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM5728: emulation: how to assess what debug tool/feature are (or not) intrusive and when an higher perf JTAG emulator can help?

AnBer
Mastermind 30210 points
Part Number: AM5728

Team,

Do we some document that summarize the influence of the debug/emulation on the real time capablity (ie if emulation will change the CPU behavior and the timings)?
For what scenario will an XDS560 like (vs XDS200/XDS110) emulator will not influence the real time execution of the application?
What is the influence of the emulator (XDS560 vs XDS200/XDS110) for debug features like step by step, breakpoint, view DDR memory, CPU register view, ...etc? Will an emulator with trace will help for those features?

Thanks in advance,

A.

  • 0
    TI__Mastermind 30210 points

    Some more questions that are more related to C66x debug:
    When the emulator is disconnected and CCS closed then the C66x SW behaves differently.
    -How can the debug be made less intrusive? What improvement will bring an XDS560 class emulator vs XDS200? How much less intrusive will the debugging be?

    Is using the ARM CPU an alternative to debug the C66x rather than JTAG?

    What are the best practices for C66x application debug on AM572x?

    Thanks in advance,

    A.

  • 0 in reply to AnBer
    TI__Guru* 77894 points

    Hi,

    I am checking this with the team if there is some documentation around this.

    Regards,

    Karan

  • 0 in reply to Karan Saxena
    TI__Guru* 77894 points

    Hi,

    Checked with the team and following is the reply:

    There is no documentation like that, but general principles are:

    1. All CPU and CPU access to slave interfaces will be cycle-accurate. For example, stepping a posted write from CPU to DDR, will be equivalent to the real time execution cycle-wise.

    2. Other masters in the system may run without accurate matching CPU cycles. e.g., DMA.

    3. Watchdog timers will be stopped.

    4. SOC level timer interrupts will still happen on their own pace as expected.

    5. IOs will still acts on their own as expected.

    Does that answer your question?

    Regards,

    Karan