• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 99 subscribers
  • Views 657 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM6526: DQS training fail during u-boot boot process

Joey Fang
Intellectual 295 points
Part Number: AM6526


Currently, 1x Micron MT40A512M16LY-075:E DDR4 is used for our custom board.

I modified the EMIF base on Micron datasheet as below.

https://e2e.ti.com/cfs-file/__key/communityserver-discussions-components-files/791/2234.MT40A512M16LY_5F00_075E-_5F00_EMIF.7z

Then, the gel and dtsi fiiles be generated by above EMIF file.

After running the DDR_Initialization script, It shows "DDR4 initialization passed" on console.

The k3-am654-base-board-ddr4-1600MTs.dtsi in u-boot source code already be replaced by our modified file as below.

https://e2e.ti.com/cfs-file/__key/communityserver-discussions-components-files/791/5850.k3_2D00_am654_2D00_base_2D00_board_2D00_ddr4_2D00_1600MTs.7z

The sdk version I use is ti-processor-sdk-linux-rt-am65xx-evm-06.03.00.106.

However, it shows DQS gate training failed during u-boot boot process.

Any suggestions?

Thanks

  • 0
    TI__Mastermind 40220 points

    Hi,

    When using CCS, can you access (read / write) the DDR (memory region 0x80000000) from the memory browser window and confirm functionality? 

    How many boards (quantity and percent) show this behavior? How repeatable is the behavior?

    Is this a new system / design bring-up, or has DDR worked on this system previously?

    Thanks,
    Kevin