This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Compiler/DRA829V: Startup Debug Logs from A72 core are corrupted sometimes.

Part Number: DRA829V
Other Parts Discussed in Thread: DRA829

Tool/software: TI C/C++ Compiler

Hi,

We are using DRA829 and psdk 6 in our program,

When we started our board, In startup we got junk logs like below(some times),

we are not sure what is causing this problem, can you please share what might causing this issue.

Log For Reference:

SoC:   J721E PG 1.0

Model: Texas Instruments K3 J721E SoC

Reading on-board EEPROM at 0x50Board: J721EX-PM1-SOM rev E2

DRAM:  4 GiB

Flash: "Synchronous Abort" handler, esr 0x96000004elr: 00000000808a048c¤#Y?aÅF

                                                                              ñ(s×Z»õ;d?®

fbItµÃîÔS0(d

®?¹¼µ¼ßTN¤&¾

             XÇelr: 00000000fff8c48c¤#Y?aÅF

                                           ñ(s×Z»õ;d?®

fbItµÃîÔS0(d

®?¹¼µ¼ßTN¤&¾

             XÇx0 ¤#Y?aÅF

                         ñ(s×Z»õ;d?®             

Thanks,

Muthu