This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

J6EVM5777: Porting code to use internal RAM

Part Number: J6EVM5777
Other Parts Discussed in Thread: DRA756

Hi,

  We have designed certain software that runs on J6 EVM board. This software uses RTOS / BIOS. We use CCS 8.3.1, RTOS SDK 04_03_00_05, and PDK DRA7xx 1.0.10. The software in executable form consists of MLO and AppImage files on SD card. Size of AppImage is about 3.1 Mb. The software is based on third-party-provided example, minimally modified by us.

  Now, we are trying to design a custom hardware board to run our code. The board will use DRA756 chip, a number of audio codecs, and QSPI.

  How do we go about making the code use on-chip RAM instead of external memory?

  We are mostly software engineers and are somewhat lost here w.r.t. how to approach this project at all.

  If the code must be loaded into RAM in order to be run, it is already impossible to do what we want to do -- hence the first question -- can DRA756 run code directly from QSPI?

  What are ways / methods / techniques to figure out how much memory does, in fact, our code use?

  For example, in j6config.bld (part of our application) I see a memory map where 16 Mb starting at 0x8C000000 is allocated to "DSP1 (code, data)". How should we go about figuring out how much of that is, in fact, used by our code? Same questions about IPU, HOST, SR_0 (ipc region).

  I guess we should examine all sections for actual memory usage and -- if sum is less than 2.5 Mb -- re-map all those to OCMC_RAM{1,2,3}. Advice / guidance / alternative approaches would be appreciated.

  Thanks.

Ramani