Is it possible that data of the video port can be written in the buffer logic?
I mean, Video port --> SDRAM --> buffer logic is possible?
In technical reference manual, there are state that writing buffer logic is only possible at ISIF, IPIPE, RSZ 0, RSZ1, H3A
Is it right?