Other Parts Discussed in Thread: OMAP-L138, OMAPL138
Tool/software: Code Composer Studio
Hi I am trying to get my environment up together for a new target processor (66AK), and am hitting issues.
The current one is CSL in the PDK (pdk_k2g_1_0_16).
I am trying to enable cache using the function I eventually found by trawling various sources:
DSPICFGCacheEnable(SOC_DSP_ICFG_BASE, DSPICFG_MEM_L1D, DSPICFG_CACHE_SIZE_L1_MAX);
DSPICFGCacheEnable(SOC_DSP_ICFG_BASE, DSPICFG_MEM_L1P, DSPICFG_CACHE_SIZE_L1_MAX);
However this function is not found by the linker in the CSL archives being linked against:
ti.csl.ae66
ti.csl.intc.ae66
Also when debugging in CCS (10.1.1.00004) on the DSP core of the 66AK2G12, I cannot see registers that control the caches in the registers window.
On the previous target (OMAP-L138) I could see L2CFG register in there for example. Where can I find the equivalent for the 66AK ?
Thanks,
James