This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AMIC110: When McSPI EOT bit of MCSPI_CHxSTAT register clear to 1?

Part Number: AMIC110

Hi Experts,

When using McSPI as slave mode, when is EOT bit of MCSPI_CHxSTAT register clear to 0?

case 1 ) When receiving the first bit from master.

case 2 ) When write transmitter data into transmit buffer. In this case, EOT bit has been 0 long before receiving SPICLK 

Regards,

Uchikoshi