• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 388 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRA821A: guide for TSN/AVB master clock HW implementation

Sung-IL
Mastermind 31540 points

Part Number: DRA821A
Other Parts Discussed in Thread: DRA821

Dear Champs,

Where can I find the HW design guide to implement TSN/AVB master clock on DRA821?

Could you please provide a guide for customer's HW design?

Thanks and Best Regards,

SI.

  • 0
    TI__Mastermind 37435 points

    Hi Sung,

    1. Can you tell me how much accuracy the master clock needs ?

    2. Which PTP stack are you planning to run ?

    3. Have you reviewed the "Time Sync Module (CPTS)" section in the TRM ? It has a lot of details.

    A master clock doesn't require any special hardware other than any special requirements related to oscillator. All it needs is the master mode to be supported in the stack.

    Regards

    Vineet