This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM4378: DL3 timing clock edge

Part Number: AM4378

Hi, 

On page 204 of the datasheet, DL3 in Table 5-71 for OPP100 there is a spec of -2.4 min and 2.4 max valid range. 

Does this imply that the data can change before or after the active pixel clock edge?

We are feeding an HDMI encoder with the display data like the EVM. SiI9022A/SiI9024A HDMI Transmitter.

This has a minimum setup time of 0nS, hold of 1.8n hold time. Which given DL3, has to be on the opposite clock edge.

Is this correct?

Thanks, 

Jose