DRA829V: Mixing PRG0/1 blocks for RGMII routing

Awais Belal1

Part Number: DRA829V
Other Parts Discussed in Thread: SYSCONFIG

Hi Experts,

I have a custom platform where RGMII interface is routed to a PHY in the following manner

PRG0_RGMII1_TXC          -> PHY_TXC
PRG0_RGMII1_TX_CTL    -> PHY_TX_CTL
PRG0_RGMII1_TD0..TD3  -> PHY_TD0..TD3
PRG1_RGMII1_RXC          -> PHY_RXC
PRG1_RGMII1_RX_CTL    -> PHY_RX_CTL
PRG1_RGMII1_RD0..RD3 -> PHY_RD0..RD3

Please notice how the PRG0 block is used for TX while the PRG1 block is used for RX. When I try to set this up using sysconfig it would either allow me to use all pins from PRG0 block OR all from PRG1 block.

As soon as I switch TD0 to use PRG0

My question is, is that a correct and possible routing scheme to mix the PRG0/1 blocks for one interface?

over 4 years ago

0 Vineet Roy over 4 years ago

TI__Mastermind 37435 points

PRG0 and PRG1 are interfaces for two PRU-ICSSG instances, what is your use-case in routing like this ? For the dual MAC firmware one ICSSG instance can service two ports (both Rx and Tx)

Regards

Vineet

0 Awais Belal1 over 4 years ago in reply to Vineet Roy

Intellectual 300 points

Hi,

Thanks for the explanation.

I believe the user interface of sysconfig got me confused as it shows PRGx_PRUx under the Pins section on the interface. I am looking to utilize/route the CPSW9G (in the Main domain) which is correctly shown under the Signals section so I am not looking for PRU_ICSSG instances. Maybe it would make sense if sysconfig would show the ball number as well or just the gpionum under Pins.

0 Robert Eschler over 4 years ago in reply to Awais Belal1

TI__Guru 51655 points

Any open items on this thread, or can it be closed?

0 Awais Belal1 over 4 years ago in reply to Robert Eschler

Intellectual 300 points

Hi Robert,

Marked resolved.

Processors

Processors forum

DRA829V: Mixing PRG0/1 blocks for RGMII routing