TDA4VM: ECR offset

Tsurumoto

Genius 16705 points

Part Number: TDA4VM

I think that the ECR register is accessed by writing it as ECR256 in the .asm file.

Regarding this number, there is a deviation of 0x100 from the offset number described in C7x-TRM.

Example: L1DCFG
REGID (offset): 0x200 (C71x_Corepac_spruiq3.pdf, P66)
Access with csl_c7xecr.asm: ECR256 (= 0x100)

What is the cause of this deviation?

Thanks and Best regards,

HaTa.

0 Tsurumoto over 5 years ago

Do you have any update?

0 Kai Chirca over 5 years ago

Dear HaTa,

This is the equation to get ECR number from REGID. You can view REGID as an offset, but the base is -0x100.

Example: L1DCFG
REGID (offset): 0x200 (C71x_Corepac_spruiq3.pdf, P66)
Access with csl_c7xecr.asm: ECR256 (= 0x200 + base = 0x200 - 0x100 = 0x100)

This negative base is due to debug register mapping in hardware implementation.

Thanks,

Kai

0 Tsurumoto over 5 years ago in reply to Kai Chirca

Hi Kai

Thanks a lot!

Processors forum