TDA4VM: Cache coherence C71x & C66x

Hello,

I have read in the corepac that C71x was fully memory coherent with MSMC and DDR.

Since C66x doesn't have this feature, is the cache coherence between these two cores operational on the TDA4VM?

Thank you very much,

Clément