• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 1 answer
  • Subscribers 96 subscribers
  • Views 428 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C6652: Relationship between EMIF16 and SYSCLK7

O.H
Mastermind 7260 points

Part Number: TMS320C6652

Hi expert,

Please let me check about SYSCLK7, the clock for EMIF16.

Q1: Is there a timing diagram that shows the relationship between SYSCLK7 and EMIF16 operation?
For example, "Figure 5-17. EMIF16 Asynchronous Memory Read Timing Diagram" with SYSCLK7 waveform added.

Q: Is the number of SYSCLK7 cycles counted based on the rising or falling edge of SYSCLK7?
I understand that it depends on whether SYSCLK7 is rising or falling at the timing of the EMIFCE falling edge.

I understand that the EMIF16 only supports asynchronous access. However, my customer is asking for information on how the EMIF16 relates to SYSCLK7, and I would appreciate if you could provide some reference information.

Currently confirmed documentation.

  • Datashet:SPRS841E
  • EMIF16 User's Guide:SPRUGZ3A

Beset regardds,
O.H

  • 0
    Mastermind 7260 points

    Hi experts,

    Could you tell us about your current situation?

    Customers are looking for answers, so it would be helpful if you could give us some information about our question.

    Best regards,
    O.H

  • 0 in reply to O.H
    TI__Guru* 86135 points

    Hello

    There is no additional information or reference beyond what you see in the documentation you already referred to. 

    Regards

    Mukul

  • 0 in reply to Mukul Bhatnagar
    Mastermind 7260 points

    Hello,

    Thanks for the reply.

    Mukul Bhatnagar said:
    There is no additional information or reference beyond what you see in the documentation you already referred to. 

    I understand about the above. I will tell the customer to measure it himself if he is concerned about it.

    I'm sorry. Please let me check additionally.

    Q:Do I understand correctly that there is no timing chart for "NOR Flash Page Mode", so the customer has to evaluate and adjust the Page Mode Control Register (GPMC) by himself?

    The customer wants to use the FPGA like a NOR Flash and access it in page mode.I checked the documents of other DSPs such as TMS320C674x, but there is no information about the page mode timing chart.

    Best regards,
    O.H

  • 0 in reply to O.H
    Mastermind 7260 points

    Hello,

    I would appreciate it if you could tell me the situation.

    If there is no additional or referenced information other than what is already in the referenced document, ask the customer to evaluate and adjust it themselves.

    If you need to create a new thread because your question is different from the title, please let us know.

    Beset regards,
    O.H

  • 0 in reply to O.H
    TI__Guru* 86135 points

    Hello O.H-san

    Sorry for the delay, your first bullet is accurate. There is no additional or reference information beyond what you see in the online documentation. So in this case customer may need to evaluate and adjust for their use-case themselves.

    Regards

    Mukul 

  • 0 in reply to Mukul Bhatnagar
    Mastermind 7260 points

    Hello Mukul-san,

    Sorry for the late reply. I must have missed the notification.

    Thank you for your support.

    Best regards,
    O.H