Sorry for asking this question in the wrong Forum, but I didn't find one closer to my topic. I am a Newbie to TI bus cycles and this forum.
Various timing diagrams are given in the sprs647.pdf manual for the TMS320DM8147. I interface to an FPGA, therefore I can choose the optimum bus transfer type and then tailor the firmware to fit the bus cycle timing. Figures 8-xx describe timing for various GPMC read and write operations. I want to know which type of bus operation (multiplexed, non-multiplexed, asynchronous, synchronous), corresponding to which 8-xx figure number, achieves the highest throughput; whatever type of bus cycle that I choose, the same timing diagram must apply to CPU and DMA initiated bus cycles.