Hi
There's a question that customer wants to clarify about DDR interface with DRA821U.
Could you please give us the shematic checklist for DRA821U and DDR memory? Especially considering with LPDDR4 such like MT53D1024M32D4DT-046.
Thanks.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi
There's a question that customer wants to clarify about DDR interface with DRA821U.
Could you please give us the shematic checklist for DRA821U and DDR memory? Especially considering with LPDDR4 such like MT53D1024M32D4DT-046.
Thanks.
Hi Jack,
Can you reach out via your TI representative for HW schematic review ? This is not recommended over public E2E.
Regards
Vineet