This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE7950EVM: Estimation of power consumption

Part Number: AFE7950EVM
Other Parts Discussed in Thread: AFE7950

Hi Team,

I wanted to know if there is a way (non-GUI one) to estimate the power consumption of the AFE7950 chip coming with the AFE7950EVM for a particular AFE configuration.

What I consider currently is that only 1 ADC is receiving data (the rest are disabled with sysParams.rxEnable = [0, 0, 1, 1] - here ADC C and D are both still enabled but I am not sure if I can just disable C while leaving D enabled, and sysParams.fbEnable = [0, 0]), while all 4 DACs are transmitting data. FPGA is present in the system and is sending data to DACs, while receiving data from the ADC.

External clock reference is used, and is set to 122.76 MHz (12x10.23 MHz), ADC sampling rate is 2946.24 MHz, and DAC sampling rate is 11784.96 MHz. All ADC/DACs are single band and have the same data-rate 491.04 MHz.

ADC NCO is set to 1.5 GHz, and DAC NCOs are set to 3.2 GHz, 5.41 GHz, 8.3 GHz, and 9.8 GHz.

sysParams.jesdSystemMode = [3, 3].

Kind regards,

Željko

  • Hi Željko,

    We have to configure on EVM and read power from on-board sensors. As we already have your config script, we will measure this and get back to you in two days. 

    Regards,

    Vijay

  • Hi Vijay,

    Thanks a lot for such quick response.

    In case you will be using script provided in this post, note that slightly different clock is used there (derivative of 122.88 MHz, as per reference design) while now an external reference provides 122.76 MHz (and all other clocks are derived from this frequency), all ADCs are enabled (sysParams.rxEnable = [1, 1, 1, 1]) while here only CD ADCs should be enabled (or even D alone, if possible) (this is done to reduce power consumption), system is set as analog repeater (enableAnalogRepeater = True) while here FPGA will be sending some data to all the DACs, and all Tx and Rx NCO frequencies are different (they should be set to values as specified in my original post within this thread).

    BTW, for such configuration if you can propose any other way of minimizing/reducing power consumption, that would be greatly appreciated.

    Kind regards,

    Željko

  • Hi Vijay

    Is there any update on the status of this question?

    Kind regards,

    Željko

  • Hi All,

    I have a very similar query, can we turn on/off ADCs, DACs and JESD macros/lanes through any command(s)? This can be helpful to optimize power as per application.

    Thanks,

    DA

  • Hi Zeljko,

    I have setup your requested configuration on my bench and measured the power consumption. With all 4 DAC outputs enabled and the 1 ADC, RxC, capturing data the power consumption was 6.96W, see the power card from the AFE79xx GUI below.

    You can only fully disable channels during the AFE bringup using the sysParams.Rx/Tx/FbEnable parameters. This will save the most power but to use any of the disabled channels you would be required to bringup the device again with the channels enabled. One way to save power is to put the ADC or DAC channels into standby mode or sleep mode when they are not being used. Please see section 8.3.1 of the datasheet for additional information on these modes.


    Regards,

    David Chaparro

  • Hi David,

    Many thanks for the reply. Indeed, PowerCard tool seems like a very practical way to get some insights into active consumption. Thanks for letting me know about this!

    Kind regards,

    Željko