This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE7900: AFE7900’s LMFS and its lane_data arrangement

Part Number: AFE7900

My JESD & LMFS mode is JESD204B/24410,below is my problem:

1.If setting TX_LN_DATA_WIDTH is 32bit,What is the arrangement relationship of tx1_i0[15:0], tx1_q0[15:0] in tx_lane_data[31:0]?

2.If setting TX_LN_DATA_WIDTH is 64bit,What is the arrangement relationship of tx1_i0[15:0], tx1_q0[15:0] in tx_lane_data[63:0]?

3.AFE7900 is 14bit's DAC/ADC.How do I arrange 14bit' IQ data in 16bit's line data?example:assign tx1_i0[15:0] = {I[13:0],2'b0}; or assign tx1_i0[15:0] = {2'b0,I[13:0]};

Thank you!!