• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 11 subscribers
  • Views 631 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE7769: AFE7769 multi-device synchronization

Yusuf Tas
Prodigy 30 points
Part Number: AFE7769
Other Parts Discussed in Thread: LMK04828,

Hi,

we firstly brought up our AFE7769 with lmk04828 for 4T4R. However, we want to implement 8T8R with 2xAFE7769. In this situation, we have a confisuon and lack of documentation about multi-device synchronization. Can you share how this 2 AFE  can be synchronized with a single FPGA.

Secondly,Can I obtain the corresponding design that dpd algorithm is implemented on ZCU102 board with ti AFEs.

Thank you

  • 0
    TI__Guru* 78794 points

    Hello,

    We cannot release these type of detail information on the forum. Please reach out to your local TI sales team to put us in contact for offline distribution.

    For the 2nd question, I am assuming you are referring to the recent TI/Xilinx DPD demo. The DPD IP needs to come from Xilinx as it is not part of TI's IP. Please reach out to Xilinx local sales team for detail.

    -Kang

  • 0
    Prodigy 140 points

    In subclass 1 operation of Jesd204b or c latency is deterministic. So by connecting two AFE to same SYSREF and CLK( same SYNC for Jesd204b) and setting them to operate in subclass 1 mode (which is default) I think synchronization of two devices can be achieved.

  • 0 in reply to tamer gudu
    TI__Guru* 78794 points

    Yes, on the JESD204 level, the IP standard is set to allow deterministic latency and also multi-device synchronization. The heavy lifting is on the JESD204 receiver side as it has to absorb the timing delays amongst the JESD204 lanes. Please see below app note for delay