Other Parts Discussed in Thread: AWR2944,
Hello,
do I understand it correctly from the data sheet, that the CSI data lanes and clock lane can be configuered to different Pins via internal multiplexing (to adapt the signals for a better layout routing)?
If yes, can you please let me know in which register this can be conficured?
Thank you.