Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 31 subscribers
  • Views 180 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AWR1843: LVDS output and stackup = 8 layers

AWR1843: LVDS electrical specs - Vo_diff and Vo_cm

Long Ta1
Prodigy 100 points
Part Number: AWR1843

Hi Vivek,

Could you tell me where to find the electrical specs for LVDS differential output voltage and common-mode output voltage? We are interfacing the AWR1843's LVDS to a Xilinx Artix 7 FPGA, which has 2.5V I/O bank.

Kind regards,

Long