• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 53 subscribers
  • Views 1813 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/CC1350: Segger J-Link

Abhijeet Karandikar
Intellectual 310 points
Part Number: CC1350
Other Parts Discussed in Thread: SEGGER,

Tool/software: Code Composer Studio

Hello,

I am designing my own PCB with CC1350 and I am planning to use segger j-link emulator as the debugger. I am testing its usage and functionality using CC1350 LP and CCS IDE.

I have wired the JTAG connector to appropriate pins on the LP since i dont have any kind of converter to put between the 10-pin connector on-board and the 20 pin connector that came with the emulator.

My questions -

1. What should be the jumper position for VSENSE? I tried placing it on XDS, external power and completely removing it; all 3 positions gave the same error.

2. What should I do with the pins on the 20 pin connector that I am not using (for example, TRST, RTCK and VCC_Optional)

3. I followed the instruction given here -

And I am getting errors - firstly it shows in CCS debugger mode that Segger J_Link Emulator is Disconnected: Unknow

When I try to connect using JLink Commander, it shows me similar error saying cannot connect to the device.

Please give some solution for this issue.

On a completely different note,

4. I am interested in knowing how did you select the value for capacitor C15 = 100pF on the CC1350 LP. This capacitor serves as kind of a switch between on board antenna and the JSC connector for external antenna.

  • 0
    TI__Guru**** 171094 points

    Hi,

    1. The answer to this question depends on how you are powering the board, which can be in any way if you are using an external JTAG debugger. Page 3 of the schematics says:

    2. nTRST should be connected to the RESET pin on the launchpad, as this may be required to properly bring the JTAG state machine to a known status before any connection attempts. RTCK and the 5V supply pins can be left unconnected. I am using this pinout as a base for my assertions. 

    3. What is exactly the error CCS is showing? If the issue is between the host and the Debug Probe, it should show an error message that says "No emulators connected via USB. Do you want to connect to a J-Link via TCP/IP instead ?"

    Otherwise, the console would show a range of errors - the most common being: 

    Console said:

    CORTEX_M4_0: Error: Stat [ JLINKARM_IsHalted() call ] failed!
    CORTEX_M4_0: Unable to determine target status after 20 attempts

    That would match what the Jlink commander error message indicates: the error is happening between the probe and the device, which is certainly influenced by the discussion above. I would check the details above and retry. 

    4. I don't know the answer to this question. I would post this to the device forum. 

    Hope this helps,

    Rafael

  • 0 in reply to desouza
    Intellectual 310 points

    Hello Rafael,

    1. So, if i am using an external debugger just to flash the code, I can get rid of the VSENSE jumper for my customized board altogether, is that right?

    2. Understood. thank you.

    3.Yes, that is exactly the error i am receiving.

    Console

    CORTEX_M4_0: Error: Stat [ JLINKARM_IsHalted() call ] failed!
    CORTEX_M4_0: Unable to determine target status after 20 attempts


    4. Please correct me if I am wrong; but from what I understand, C15 is basically acting like a SPDT switch  between on-board antenna and the JSC connector. I want to use similar concept for some other functionality. That is why I am asking the way the value is being determined.

  • 0 in reply to Abhijeet Karandikar
    TI__Guru**** 171094 points

    Hi,

    1. Yes, you can get rid of it for the custom board, as it will be powered all by itself.

    3. In this case, check all the connections and integrity between the device and the Jlink.

    4. What I meant with my previous reply was that we here in the CCS forum are not very knowledgeable about the RF design aspects of this device and board - we don't know details on how this value was calculated. In this case, I suggest you to post this question in the Device Forum.

    Regards,

    Rafael