• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 52 subscribers
  • Views 227 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RTOS/CC2640R2F: CC2640R2F chip to do MCU lock motherboard after the electrostatic test

allen wang17
Intellectual 430 points
Part Number: CC2640R2F
Other Parts Discussed in Thread: CC2640,

Tool/software: TI-RTOS

Actual test results:

The pressure gauge is set to 5.2kv (electrostatic contact is required to reach 8KV, air discharge is required to reach 15KV). In the process of contacting the lock body shell with the high-pressure gun, the lock motherboard will be restarted.The phenomenon is that every time the high pressure gun contact lock shell or temporary other metal generated static, the lock motherboard will restart.

I hope you can help solve the problem of weak anti-high voltage and anti-static ability. What improvements should we make in hardware or software?Thank you very much!

Waveforms in the high voltage test process of oscilloscope test:

CC2640静电问题反馈20190409.docx

  • 0
    TI__Guru** 106705 points
    Hi Allen,

    Is your PCB 2-or 4-layers? Or in other words, do you have a proper ground plane?

    Based on the layout you have provided in the attached document, the layout is not according to our recommendations. Ground paths for decoupling caps and the DCDC regulator output components are not good enough. Refer to www.ti.com/lit/pdf/swr640 for details.

    Regards,
    Fredrik
  • 0 in reply to Fredrik K
    Intellectual 430 points

    We use two layers.What should we pay attention to in terms of the anti-static interference of the chip CC2640R2F? Is there any recommended reference design?Is the ESD of this chip only 2.5kv? Looking forward to your reply. Thank you very much!

  • 0 in reply to allen wang17
    TI__Guru**** 317180 points
    What you typically have to do is to ensure that the high voltage never reach the chip. This is typically done by placing ESD diodes close to nodes that could be exposed (typically antenna if this sticks out of the casing, keypad like in this case) to lead the pulse from the exposed node towards ground.

    The ESD rating of the chip is stated in the datasheet. The rating define at which levels the chip are destroyed. It could be that clocks etc are affected by the ESD pulse and therefore you get a reset. Have you checked what the chip report as reset source?