• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 40 subscribers
  • Views 412 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

CC3551E: Verification of I2C1 Configuration in CC3551E & CC3501E Datasheet & SDK Support

CC3551E: Clarification on SoP Modes for CC3551E & CC3501E

Robert
Prodigy 30 points
Part Number: CC3551E
Other Parts Discussed in Thread: LP-EM-CC35X1,

Tool/software:

Hi Team,

I am working on a board based on the LP-EM-CC35X1_RevE3_DesignFiles and have CC3551E on it.

Could you provide details on the SoP modes defined by the LOGGER and P52_GPIO37 pins? These are not mentioned in either the datasheet or the TRM.

Thanks in advance for your help.

Best regards,
Robert

  • 0
    TI__Intellectual 1790 points

    Hi Peter,

    These 2 pins are SOP pins and are being used for TI's internal development purposes.
    They are designed (internally) so that the Logger will stay at high logic level, and P52_GPIO37 will stay at low logic level during power-up.
    So you don't need to have these pulls connected to them (externally) in your design, or else you might cause an interference to this mechanism. 
    However, we do recommend having the Logger pin connected to a header pin, so you can use whenever you'll need to capture FW logs.

    Best regards,
    Omri

  • 0 in reply to Omri Meron
    Prodigy 30 points

    Hi Omri,

    Thanks for reply. 

    Does this mean GPIO37 is reserved and I cannot use it for other purpose?

    Cheers,
    Robert

  • +1 in reply to Robert
    TI__Intellectual 1790 points

    Hi Robert,

    GPIO37 can be used for general purposes (as the other GPIOs) but keep in mind that since it's a SOP pin it's important to not have it connected to a trace that will pull it up during power-up. That's because, as I said earlier, this pin should stay at low logic level during power-up.

    Best regards,
    Omri