• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 46 subscribers
  • Views 274 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12D500RF / DCLK-to-Data Output Skew

S.Satoshi
Guru 21675 points
Other Parts Discussed in Thread: ADC12D500RF

Hi,

Now our customer is evaluating and starting design their system with ADC12D500RF. Now they need to know the variation of DCLK-to-Data Output Skew (Tosk) to design the timing with FPGA. They understand that you can not guarantee it because the Tosk is not specified min/max, however they would like to know how much variation should be expected at such a high speed ADC.

Your advice will be appreciated.

Best Regards,

  • 0
    TI__Expert 3940 points

    Hi Satoshi-san,

    The design team has performed some Monte Carlo simulations on the skew variation due to device mismatch out to 6 sigma; (the tOSK does not vary directly for PVT variation).  In addition, we padded the simulation results to include the effects of layout parasitics and process corners, and package variation.  We have these recommendations:

    • Non-Demux Mode: +/-150ps
    • Demux Mode: +/-200ps

    Let us know if you have further questions.

    Kind regards,

    Marjorie

  • 0 in reply to Marjorie Plisch
    Guru 21675 points

    Hi Marjorie-san,

    Thank you for your response.

    These information will be helpful for customer.

    Best Regards,

    Sonoki