Does TMS320C6A816x support DDR3 new function - write leveling? It is related to layout topology of address and control signals. Which topology to use - fly-by or tree? I would like to know when DDR3 layout note will be ready, too.
Thanks.
Kevin