This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DDR3 - write leveling

Other Parts Discussed in Thread: TMS320DM8148

Does TMS320C6A816x support DDR3 new function - write leveling? It is related to layout topology of address and control signals. Which topology to use - fly-by or tree? I would like to know when DDR3 layout note will be ready, too.

 

Thanks.

 

Kevin