Champs,
Refer to datasheet and user guide of C28x, the flash pipeline mode is not active, flash paged/random read wait states need 15 wait states and a total of 16 sysclock cycles per access the flash code/data after device reset or power up. There are serveral question on these.
1. What are the minimum CPU speed to execute code in flash for the F280x devices when device power up or after reset before the device is initialzed? ( The crystal attached to the 280x devices is 20MHz)
2. Do pagewait or randomwait register affect the flash access speed if the flash pipeline mode is not active? (ENPIPE=0)
3. What the flash access speed will be if the flash pipeline mode is no active and sysclock is 10MHz?