• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 400 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS650842 Other Configurations (Register Offset 0x40, ox41, 0x42)

Soccer Wang
Prodigy 500 points

For register 0x40, 0x41, 0x42, do we need to configure it ? for different output auto discharge resistance, how to choose ?

Thanks.

  • 0
    TI__Genius 17380 points
    Hi Soccer,

    For the typical BSW system, there is no need to configure these registers. The best known configuration per Intel is to have the discharge resistors off for all rails by default.

    However, if customers would like to try to optimize their system and change these settings, they can do so by I2C writing into the respective bits. The details on the formatting of the I2C communication are in the datasheet under section 5.9, "I2C Interface".