Hi,
Though VRESL is specified as below, I would like to know this condition and how to design pull up resistor.
If a pull-up voltage is 3.3V, VRESL becomes below 0.4V by below 1.32kΩ(=3.3V/2.5mA) pull up resistor.
Is my understanding correct?
Best Regards,
Kuramochi