This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS1H100-Q1: Open Load Condition with a Pull-down instead of a pull-up

Part Number: TPS1H100-Q1

My customer is using a pull-down circuit on the output that essentially looks like a 60kohm load in parallel with the Load (3ohm). This 60kohm circuit is used for a separate power good indicator circuit. The ST pin (Version A) goes low during an open load condition without the external pull-up, which is recommended in the datasheet. They are using 12V on Vs.

We are curious why the circuit is operating correctly without the recommended pull-up resistor?

ON-State Open-Load: 12V(on-state; OUT=H)/60k = 200uA, which is less than Iol,on (2mA-10mA) and would result in ST=Low.

What would be the result in an off-state situation (Vin=Low)? 

There could be an RC time constant that is taking about 800us (600us = nom time in off state to trigger the open load detection) to discharge Vout to 10.2V (Vs-Vout=1.8V; this is the nom threshold for open load detection in the off-state).

Is this implementation okay and should we be concerned with any corner cases that might cause the device to diagnose faults or function improperly?

Cheers,

Joe

  • Hello,

    with pull down resistor, the device can not detect open load in off state. When IN is low, the FET is in off state and is high impedance. With pull down resistance and off state, the voltage across the FET (Vs - Vout) may be at 12V supply. This is because the voltage across the pull down is very low due to low current into it. The Vs - Vout will be higher than the Vol,off of 1.8V (typical) and open load will not be detected.

    Regards, Mahmoud