Hi champion,
My customer is trying to connect AWR1443 with their own data capture board through LVDS. In debugging it with SDK 1_0_0_5, they have below questions. Could you help to check them?
1. How to set LVDS output lane? In SDK, the LVDS default output is 4 lane, while on their board, only 2 lanes are utilized. Is the only to change line 401 in Cbuff_lvsds.c the loop 4 to 2?
2. Bit map on different lane? Since chapter 4.1.4.1 in swra555 shows a example of 4 lane bit map for interleaved mode, so how it is with 2 lane only.
Thanks,
Adam