TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 30 results View by: Thread Post Sort by
  • CDCLVD2102: Static input

    Jeffrey McCasland
    Jeffrey McCasland
    Part Number: CDCLVD2102 Is there any input condition that would cause the LVDS output to rail to 2.5Volts? (i.e. single static input)
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • CDCLVD2102: Common inputs to IN0/IN1

    na na78
    na na78
    TI Thinks Resolved
    Part Number: CDCLVD2102 Hi We are looking for 1:2 fanout buffer like 85411 from IDT Can we make equivalent configuration using CDCLVD2102 with connecting two inputs? If you see any issue, please tell me your view. BestRegards
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • CDCLVD2102: Swaping inputs & outputs

    Luis Padierna
    Luis Padierna
    Resolved
    Part Number: CDCLVD2102 Hello, can I swap the P/N inputs and outputs? for example use INN0 as P input and INP0 as N input and then on the output also use OUTN as P output and OUTP as N output As far as I understand this is possible but just want to…
    • Resolved
    • over 8 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • CDCLVD2102: About current consumption at using two inputs(INP0/INN0)

    Tao_2199
    Tao_2199
    Resolved
    Part Number: CDCLVD2102 Hello, Regarding to current consumption on CDCLVD2102, my customer is asking a question. They use only two inputs(INP0/INN0) and remain inputs are connected to pulldown.. INP1/INN1:1K ohm pulldown OUT2/OUT3:OPEN (Question…
    • Resolved
    • over 8 years ago
    • Clock & timing
    • Clock & timing forum
  • RE: CDCLVD2102: CDCLVD2101 Sine wave generator?

    Timothy T
    Timothy T
    Hello John, I don't see any specs on input slew rate to CDCLVD2102 and it's input can be DC coupled (good for low frequency inputs). However the output rise/fall time is 50 to 300 ps. Which is square wave with respect to a 10 MHz sine wave. If you…
    • over 9 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • CDCLVD2102 EN pin questions

    Mo.
    Mo.
    Resolved
    Other Parts Discussed in Thread: CDCLVD2102 Dear Team, We received the below customer questions regarding the CDCLVD2102 device. Please advise. Kind Regards, Mo. ------ Dear Sir, I am facing a problem about some Clock Buffer device. The Part…
    • Resolved
    • over 10 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • RE: CDCLVD2102 minimum input freq

    Liron Rodavsky
    Liron Rodavsky
    Resolved
    So if I am using LVDS standard as input to the buffer (with no caps) the data does not have to be DC balanced correct and then I can transfer also data rather then clock. Correct?
    • over 9 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • The schematic diagram of the CDCLVD2102 and the TFP410 DEMO board

    Meng jeffrey
    Meng jeffrey
    Resolved
    Other Parts Discussed in Thread: CDCLVD2102 , TFP410 Hello, I want the schematic diagram for the DEMO board of CDCLVD2102 and TFP410
    • Resolved
    • over 9 years ago
    • Interface
    • Interface forum
  • Xilinx Ultrascale design collateral/ app notes for driving CDCLVD2102 or similiar?

    Michael Raleigh
    Michael Raleigh
    TI Thinks Resolved
    Other Parts Discussed in Thread: CDCLVD2102 Hello, I have a customer that needs to drive an LVDS clock into a 1.2v bank (ddr4) in a xilinx ultrascale design. Do we have any collateral they could use to help in this? They're using a 2.5V CDCLVD2102 and…
    • over 10 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • Can the VAC_REF on the CDCLVD2102 drive x4 50-Ω transmission lines?

    Michael Raleigh
    Michael Raleigh
    Resolved
    Other Parts Discussed in Thread: CDCLVD2102 Hi, I can see in the data sheet for the CDCLVD2102 that its "specifically designed for driving • One Input Dedicated for Two Outputs 50-Ω transmission lines. If driving the inputs in single • Total of 4 LVDS…
    • Resolved
    • over 11 years ago
    • Clock & timing
    • Clock & timing forum
<>

Didn't find what you are looking for? Post a new question.

  • Ask a new question