• State Resolved
  • Replies 1 reply
  • Subscribers 47 subscribers
  • Views 54 views
  • Users 0 members are here
Support feedback
Options
Options
Related

LMH13000: LMH13000 design issues

cheng yang
Prodigy 40 points

Part Number: LMH13000

Hello, the LMH13000 supports single-ended CMOS logic inputs. For this application, what is the proper termination for the EN (negative) terminal? Should it be tied to ground via a pull-down resistor? 

  • 0
    TI__Expert 4070 points

    Hi Cheng,

    EP and EN logic of LMH13000 acts like a comparator and enable or disable the output current (IOUT), the difference between the EP and EN should be at least 100mV. That means to enable the IOUT, EP should be more than EN by 100mV, similarly to disable IOUT, EP should be less than EN by at least 100mV.

    So in your case if you if EP signal level is 0 to 3.3V,  you can bias EN at mid level, say 1.65. Though any voltage between 0.1V to 3.2V (+/-100mV delta) at EN should work, to avoid any false trigger because of overshoot or noise at EP,  I would recommand to maintain delta of atleast 250mV between the two in both on and off condition.

    Regards

    Anant