• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 48 subscribers
  • Views 1086 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Current limit modeling in the AFE031 PSPICE model

Francois Charlot
Mastermind 28517 points
Other Parts Discussed in Thread: AFE031

Hi,

Does the AFE031 PSPICE model includes the current limiting feature (PA_ISET pin)?

Thanks, François on behalf of a customer.

  • 0
    TI__Mastermind 27715 points

    Hello François,

    The AFE031 model includes the "ISET" pin and current limiting feature of the internal power amplifier. The notes inside the model netlist are copied below for your reference.

    * Notes:
    * This macromodel is to model the open loop power amplifier of AFE031.
    *
    * To create the nominal closed loop gain of -6.5V/V, the customer will have
    * to use RG=20k, RF=130k, and to bias the positive terminal of the amplifier
    * to mid supply (VS/2)
    *
    * The open loop power amplifier macro model, model the following paramaters:
    * Input voltage range, Bandwidth, Slew Rate, Output Swing, output current
    * limit, Gain Error.

    The model was developed by the centralized WEBENCH team, not directly by our product line, so we can't comment on the exact implementation of the model features. I hope this information is helpful to your customer.

    Best regards,

    Ian Williams
    Linear Applications Engineer
    Precision Analog - Op Amps

  • 0 in reply to Ian Williams
    Prodigy 140 points

    hello ,

     I am trying to use the PSpice model of AFE031 but can't figure out the functionality of pins , can you help me with what each pin does.

    i've generated this symbol from Pspice model by importing it into LTspice and using automatic symbol generation.

    Thank You