This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dino,
Two reasons.
First is that input common mode range only goes down to VCC- + 4V
Second is a non-inverting input is close to VCC- will forward bias JFET gate to drain and makes the output high.
Check out device schematic in data sheet and you will see this too.