This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

INA240-Q1: Basic question

Part Number: INA240-Q1

Hi,

Let me ask you following basic questions.

Q1) RVRR : Reference voltage rejection ratio

I do not understand this specificaiton well. Does this mean input offset voltage based on Vref1/2? 

Q2) 9.4.3.4 Output Set Using Resister Divider

There is following description on the datasheet.

Use of the amplifier output as a single-ended signal in this configuration is not recommended because
the internal impedance shifts can adversely affect device performance specifications.

I do not understand the meaning of this sentence.

What is the meaning of "internal impedance shifts" ?

Thank you for your support.

Best Regards,

  • Hello Takumi,

    Q1) The Reference Voltage Rejection Ratio (RVRR) is similar the Common Mode Rejection Ratio in that changing the reference voltage (Vref) induces a change in the input offset voltage, so you are right. The error is calculated by first determining what Vref is (where Vref = (Vref1 + Vref2)/2 ) and then insert into the equation below from Table 3 of the datasheet. In the example below Vref1 = Vref2 = 0V and the gain variant was A4 (RVRR = 2uV/V).

    Q2) Vref1 an Vref2 pins are ideally meant to be driven with low-impedance sources. Driving Vref1 and Vref2 pin with a resistor divider network seen in Figure 31 is not ideal because the resistors (R1 and R2) will be loading down the internal reference resistor network causing common mode and differential errors on the output. These errors are from "internal impedance shifts" because the internal impedances are imbalanced by the external resistors R1 and R2. If one uses the confiugration of Figure 31, then it is best to output the signal differentially because the common mode errors from R1 and R2 will be removed. So if one decides to use Figure 31, but output the signal as a single ended signal with respect to GND, then the common mode error will appear cause significant error.

    These common mode and differential errors due to R1 and R2 can be calculated with equations seen in this post:

    Sincerely,

    Peter Iliya

    Current Sense Applications

  • Hi Peter-san,

    Thank you so much for your kind reply and explanation!

    I understood well.

    Best Regards,