Dear Team,
May we know what estimated CMRR min is when VS = 1.8V, Vcm = -0.1V to 1.9V?
Is the CMRR min spec with above condition similar to VS = 5.5 V, VCM = –0.1 V to 5.6 V?
Thank you!
Regards,
Ting
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Team,
May we know what estimated CMRR min is when VS = 1.8V, Vcm = -0.1V to 1.9V?
Is the CMRR min spec with above condition similar to VS = 5.5 V, VCM = –0.1 V to 5.6 V?
Thank you!
Regards,
Ting
Ting,
The expected Vos drift over the full input range for Vs of 1.8V and 5.5V will have the nearly same shift from the PMOS / NMOS input stage switch (most significant factor, but 1.8V will have less Vos drift over the more narrow NMOS range (from -0.1V to the switch). The later is less significant especially for a worst case minimum spec.
The typical data sheet spec drops from 87dB to 81 db, so typical difference is -6dB . Using math and assuming the major drift is same and lesser drift is meaningless is a good worse case assumption. let x = Vos drift. CMRR 5.5V is 5.5/x and CMRR 1.8V = 1.8/x and lastly CMRR[1.8V]/CMRR[5.5V] is (1.8V/x)/(5.5V/x) = 0.327 = -9.7 dB. The minimum spec for 5.5V is 57dB , so a conservative minimum estimate for 1.8V is 57 - 9.7dB = 47dB
Hello Ron,
Thank you for the prompt supports and detailed teaching corelation using drift spec.
Thanks again for helping!
Regards,
Ting