Hello
Could you review the attached design file? (SCH & PCB)
And how do you design to enhance EMI?
The order of the PCB layers is as follows.
Assembly Top : Top Slik, Assembly Bottom : Bottom Slik
LAY_LSTP300E-MAIN-20201221.pdf
Best Regards.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello
Could you review the attached design file? (SCH & PCB)
And how do you design to enhance EMI?
The order of the PCB layers is as follows.
Assembly Top : Top Slik, Assembly Bottom : Bottom Slik
LAY_LSTP300E-MAIN-20201221.pdf
Best Regards.
Hi Louis,
there's quite a lot within the feedback loop of U8-A causing much phase lag. This could erode the phase margin of U8-A. Have you already carried out a phase stability analysis?
Many of the component values are not shown yet. Can you still add them?
Kai