• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 48 subscribers
  • Views 453 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AMC1311: Isolation Barrier Requirements

Chuck Wright
Prodigy 10 points

Part Number: AMC1311

Greetings. I am working on a PCB layout design featuring an AMC1311 isolated amplifier. Sheet 23 (figure 56) of the datasheet shows a recommended layout pattern for the amplifier. This image states that the area under the device is "to be kept free of conductive materials". Since this device is rated for 5kV of isolation, I can see why one would require such a large isolation barrier. My question is, for designs which do not require such high isolation levels, is it necessary to maintain the isolation barrier to the same dimension?

For example, my design requires something more in the range of 500V of isolation, rather than 5kV. Can I get away with extending my traces/planes under the AMC1311 (assuming I don't violate the required IPC clearance for the given voltage) or is there some other reason why the AMC1311 requires or expects the area beneath it to be conductor-free?

Hopefully my question makes sense.

Thanks!

  • 0
    TI__Guru**** 183241 points

    Hi Chuck,

    Welcome to our e2e forum!  For proper operation of the AMC1311, there is nothing in particular about the device that requires the gap under the chip.  As you noted, the 5kV rating needs the spacing shown in the datasheet.  If your end equipment specifications don't require 8mm, you can adjust the gap as needed.