Hi E2E
Good day.
Based on the datasheet, the output will be in the high-impedance state if the power supply voltage is too low. However, Figure7-1 Power-On Reset Timing Diagram shows it pulling down in that state.
Your clarification on this is appreciated.
Regards,
Carlo