• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 31 subscribers
  • Views 138 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM1754: Connection with AM3352

CHEN YAN
Intellectual 1430 points
Part Number: PCM1754
Other Parts Discussed in Thread: AM3352,

Hi, expert,

Could you please check if below connection between PCM1754 and AM3352 is correct? Thanks.

MCASP0_ACLKX --- BCK；

MCASP0_AXR1 --- DATA;

MCASP0_FSX --- LRCK;

MCASP0_AHCLKX --- SCK;

Best Regards.

Chen

  • 0
    TI__Guru 53193 points

    Hi Chen,

    I am not familiar with the AM3352 controllers.  I will move the question to the Sitara forums.  They should be able help to help clarify which pins generate the I2S outputs that you need.

  • 0 in reply to Paul_Frost
    TI__Intellectual 1430 points

    Hi, Paul,

    Thanks for you help.

    Best Regards.

  • +1
    TI__Mastermind 29450 points

    Hi,

    Looks good. You could use any available serializer pin (AXRn) to transmit data to the DAC. And the AHCLKX pin may or may not be required, depending on your system.

    Refer to 22.3.5.1 Transmit Clock in the AM335x TRM...
    The transmit bit clock, ACLKX, (Figure 22-17) may be either externally sourced from the ACLKX pin or internally generated, as selected by the CLKXM bit. If internally generated (CLKXM = 1), the clock is divided down by a programmable bit clock divider (CLKXDIV) from the transmit high-frequency master clock (AHCLKX).

    The transmit high-frequency master clock, AHCLKX, may be either externally sourced from the AHCLKX pin or internally generated, as selected by the HCLKXM bit. If internally generated (HCLKXM = 1), the clock is divided down by a programmable high clock divider (HCLKXDIV) from McASP internal clock source AUXCLK. The transmit high-frequency master clock may be (but is not required to be) output on the AHCLKX pin where it is available to other devices in the system.

    Refer also to 22.3.9.1 Serializers...
    For each serializer, there is a dedicated serial data pin (AXRn) and a dedicated control register (SRCTL[n]). The control register allows the serializer to be configured as a transmitter, receiver, or as inactive. When configured as a transmitter the serializer shifts out data to the serial data pin AXRn.

    Regards,
    Mark