Is there a defined relationship between the DC common mode ( "Bias" ) voltage present at INPUT_A, _B, _C and _D terminals and the voltage at the VI_CM terminal ?
If there is no relationship between them, is there a specification for the input common mode DC bias point ?