• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 962 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS5630 four-layer PCB

Russell May
Intellectual 685 points
Other Parts Discussed in Thread: TAS5630B, TAS5630

The two-layer TAS5630DKD2EVM board uses huge traces to connect the TAS5630 to its PVDD capacitors. I presume that is because its outputs share a layer with PVDD. But the outputs and PVDD can use separate layers on a four-layer board. If one makes a four-layer printed circuit board with 2-ounce inner plane layers for PVDD and GND near the TAS5630B and  PVDD capacitors, is there a good reason not to connect the TAS5630 to the PVDD capacitors through the planes instead of huge traces?

  • 0
    TI__Guru**** 189399 points

    Hi, Russell,

    The only issue I can think of is you will have via impedances to deal with... But, if you put the local ceramics on the chip side of the vias, and then use multiple vias to get down to the power plane, I would think it would be ok.

    -d2