• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 32 subscribers
  • Views 457 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS5132 question about protection and power supply sequence

na na78
Guru 16770 points
Other Parts Discussed in Thread: TAS5132

Hi

We have some questions about TAS5132.
Could you answer the followings?

1. According to the datasheet, TAS5132 doesn't require power-up nad power-on sequence. How does TAS5132 work in the following two situations?

[A] PVDD_X = 12V when VDD = 0V and GVDD_X = 0V.
[B] PVDD_X = 12V comes after VDD = 12V and GVDD_X=12V.

2. We are going to change the power supply from 12V/4A to 12V/3A. If VDD and GVDD_X drop below 10.8V (minimum recommeded operation condition while operating, what is the impact on TAS5132? Is Output distorted?

3. The function of UVP is typically 9.6V for VDD and GVDD_X. If VDD and GVDD_X drop below 9.6V, how long does it take to work UVP? Can you offer the approximate time? (msec?)

Bestregards

  • 0
    TI__Guru 57800 points

    Hi, Na,

    I have asked my colleague to take a look to your questions, he would be able to get back to you early next week.

    Best Regards,

      -Diego Meléndez López
       Audio Applications Engineer

  • 0
    TI__Genius 9175 points

    Hello,

    To answer your questions:

    1. A) If GVDD_X = 0V then the amplifier will not power up due to under voltage protection (UVP). Only when GVDD_X greater than the UVP threshold of 9.6V will the amplifier turn on. See page 10 “Electrical Characteristics” in the datasheet http://www.ti.com/lit/ds/symlink/tas5132.pdf.

    If VDD = 0V than the digital logic core of the device will not be powered and the amplifier will not start.

    B) If PVDD_X is powered on after VDD and GVDD_X, The amplifier PWM will not begin switching until PVDD is powered.

    It is recommended in all cases to hold reset low, until all supply voltages have stabilized.

     

    2. If GVDD_X falls below 10.8V then UVP may be triggered causing the amplifier to shut down completely. See page 10 “Electrical Characteristics” in the datasheet http://www.ti.com/lit/ds/symlink/tas5132.pdf. 10.8V is the recommended minimum for reliable operation.

     

    3. I will look into your question on UVP timing and see if we have data on this.


    Best Regards,

    Matt

  • 0 in reply to Matthew Beardsworth
    Guru 16770 points
    Hi Matthew

    Thank you for your reply.

    >3. I will look into your question on UVP timing and see if we have data on this.
    Thank you for your help. I'm looking forward to hearing from you.

    Best Regards,
  • 0 in reply to na na78
    TI__Genius 9175 points
    Hello Na,

    Unfortunately we do not have characterization data on UVP timing since we do not recommend the supply voltage to dip below the UVP threshold for any amount of time under normal operation.

    Best Regards,
    Matt