• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 783 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM5100A-Q1: Power Save Modes

Mochi
Genius 3915 points
Part Number: PCM5100A-Q1

Our customer is facing issue of "No sound output" after Power Save Mode in PLL operation mode.

On datasheet page33 there is description as below.

************************************

When expected audio clocks (SCK, BCK, LRCK) are applied to the PCM510xA device, or if BCK and LRCK start

correctly while SCK remains at ground level for 16 successive LRCK periods, the device starts its powerup

sequence automatically.

************************************

My concern is if I2S data rate is changed before and after of "Power Save Mode", in that case, PCM510x can automatically re-synchronize and powerup? Or PCM510x will waiting expected rate I2S clock input.

 

In other word, to re-synchronize to new rate of I2S input, Is Vdd power down reset required?

 

Regards,

Mochizuki

  • 0
    TI__Guru 53283 points

    Hello Mochizuki-san,

    Changing the BCLK and LRCK rate after entering power save mode should not cause any issue.  The PLL should be able to acquire new rate.  One caveat to this is that the new rate must also be supported by the PLL.  

    Table 11 shows the supported rates.

    Thanks!

    Paul

  • 0 in reply to Paul_Frost
    Genius 3915 points

    Paul-san,

    Thank you for the prompt reply.

    End equipment still have no sound issue 3/100 times of occurrence probability at "Power down mode" cycling test.

    We will try to duplicate the phenomena on the EVM.

    Regards,

    Mochizuki

  • 0 in reply to Mochi
    TI__Mastermind 46290 points
    Mochizuki-san,

    Do you have any updates for us on this topic? Thanks.
  • 0 in reply to Kevin Duke
    Genius 3915 points
    Hi Duke and Paul,
    We have confirmed PLL resynchronization was done without entering Power down reset mode, so it is automatically monitoring LRCK and BCK clock rate after Power save mode. My first question is clear.

    On the end equipment issue was fixed by changing DSP firmware to avoid LRCK burst output after Power save mode.
    We expect there were multiple root causes , SCK pin got switching noise input during LRCK burst timing, then failed to initialize PCM510x PLL.