Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 353 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS5601: TAS5601 max. switching frequency

Markus Noll
Prodigy 50 points
Part Number: TAS5601

Hi there,

I want to use the TAS5601 with a modulator in a FPGA. However - I want to use higher switching frequencies than the max. specified 400 kHz in the datasheet.

Is this a problem? (e.g. internal logic will recognize and shutdown)? 

Thanks!

  • 0
    TI__Guru 63220 points
    Markus,

    I have requested the hardware to try this. I will get back with results tomorrow.

    Regards,

    -Adam
  • 0 in reply to Adam Sidelsky
    TI__Guru 63220 points
    Markus,

    How much faster are you trying to run the device?

    I'm told that our closed loop devices like the (TAS5601) are unlikely to be able to run faster but an open loop is possible within reason.

    Regards,

    -Adam
  • 0 in reply to Adam Sidelsky
    Prodigy 50 points

    Hi Adam,

    thank you for your reply.

    My goal would be 500 kHz. In case you are wondering why exactly I want to use this frequency -> I want to use a finished IP core for the modulation and this is fixed between min. 500 kHz and max. 750 kHz.

    How is it possible to turn off the closed-loop? I don't think that you can hear it so much - because all distortion generated by limited rise/fall time of the bridges and not ideal PWM will be seen common-mode by the speaker and is cancelled out.

    But also one further question regarding the closed loop: 

    In my understanding the loop has to regulate  against two points:

    - Voltage-drop of input voltage at high currents peaks (when for short time a lot of power is needed (e.g. short bass pulses)

    - due to limited rise-fall time of the output bridges the original PWM-signal is changed somehow. So the loop has to integrate over on and off period at the output and compare against the incoming pwm.

    Is my understanding correct?