This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
My customer would like to use below condition to PCM5100A.
SCK = 12.288MHz ( 256LRCK)
BKD = 6.144MHz (128LRCK)
LRCK=48kHz
DATA I2S 24-bit
Is there a issue when BCK = 128LRCK?
Regards,
Nagata.
Hi Nagata-san,
As you are using standard I2S, this should be a fine. I do not see any issues with this, as long as the data is correctly aligned relative to the LRCK edges
Thanks,
Paul