Part Number: LMK04828BEVM
Tool/software: WEBENCH® Design Tools
1. You are not getting the correct output because divide of one is an odd divide, and you must enable duty cycle correction for odd divides. Set DCLKout0_MUX, DCLKout2_MUX, and DCLKout10_MUX = 0x01 (Divider+DCC+HS).
2. How are you measuring the 100MHz output? Are you using a balun, or have you terminated the unused leg of the differential pair to 50Ω?
Can you tell me what synchronization procedure you are following? Note that section 184.108.40.206 of the datasheet explains the process of using the fixed digital delay to achieve a known phase offset between the outputs.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Derek Payne:
using 1 point i will follow and tell you result.
I measured by adding 50ohm to the output in spectrum analyzer.
I have one more dought : i'm not getting smooth pulse it is some distorted, you can see that 2 screenshot of spectrum analyzer.
In reply to BASAVAKIRAN HIREMATH:
To confirm, you are referring to the distortion in this image:
Typically when I see this kind of distortion it has two common causes:
Hi Derek Payne,
after adding 50ohm to the differential another end, I got little bit Smooth Output Signal,
thanks for helping to solve my problem. I have one more dought
I want to program LMK with the help of Xilinx KC705 FPGA, how to connect and how to program LMK
Thanks & Regards,
After confirming your desired settings in TICS Pro, you can use TICS Pro to export hex register values:
You can store the hex register programming in FPGA memory or read it in from some other external device. The register programming interface is a SPI bus which supports bidirectional read/write, see Figure 1 in the datasheet for the timing diagram.
For writing to the device, the SCK, CS*, and SDIO pins should be connected to FPGA SPI clock, chip select, and MOSI nets respectively. For reading from the device, you can either use a bidirectional transmitter on the MOSI net and switch to receive mode for SPI reads as the data bits are transmitted, or you can use 4-wire SPI mode by configuring one of the GPIO pins (PLL1_LD, PLL2_LD, CLKin_SEL0, CLKin_SEL1, or RESET pin) for SPI readback, and connecting the readback pin to the FPGA MISO line.
Hi Derek Payme,
I used KC705 Xilinx FPGA in that I taken from XADC pins, from that i got Vp-p as 5 Volts, bt from LMK Vp-p was 2.2 Volts
so from which pins of FPGA have to use for connecting LMK.
Thanks & Regerds,
The LMK04828 I/O levels are 3.3V. While I don't have access to the schematics or EVM documentation (Xilinx requires login for this information), generally you have a few options for communicating with any FPGA:
Hi Derek Payne,
I got output clocks but those are not in SYNC and default it is taking as Divider value as 2(means External input clock is 100MHz then I'm getting output clock was 50MHz) but i want divider value should be 1(I/P clock 100MHz, O/P clock 100MHz).
How should i program DCLKout10_MUX = 0x01 (Divider+DCC+HS) and SYNC Divier - selection.
I you tell me register address and value, some solution for this dought.
Thanks & Regards
The value of the DCLKout10_DIV (0x128[4:0]) should be set to 0x01 to ensure the divider value is 1. DCLKout10_MUX = 0x01 is correct for this mode.
You must follow the SYNC procedure outlined in the datasheet in order to align the outputs. Paraphrased, this looks like:
I have included a TICS Pro profile which accepts 100MHz on CLKin1 and should generate 100MHz on DCLKout0, SDCLKout1, DCLKout2, and DCLKout10.
LMK04828 100MHz in, 100MHz out.tcs
I'm getting 40ps delay in between DCLKout0, DCLKout2, and DCLKout10. i Changed DCLKoutX_DDLY_CNTH and DCLKoutX_DDLY_CNTL register value also but there is no changes in that delay, what should i do?
can I do Same procedure for DAC038J84EVM? DAC Mode (LMFS=4211).
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.